Abstract-The design strategy and efficiency optimization of UHF micro-power rectifiers using a novel diode connected MOS transistor is presented. The proposed diode connected MOS transistor uses a new bulk connection which leads to reduce the threshold voltage and leakage current in compare to conventional diode connected transistors. Using the proposed diode in typical rectifiers makes a significant improvement in output voltage and current therefore the efficiency is increased comparing to the same rectifier architectures using conventional diodes. Also a design procedure for efficiency optimization is presented and a superposition method is used to optimize the performance of multiple output rectifiers. Finally a five stage double output rectifier is designed based on the proposed optimization method. Simulation results verified the improvement in efficiency and area. All circuits are designed in a standard 0.18um CMOS Technology.
INTRODUCTION
The growing use of wireless sensor networks (WSNs) and RFID systems has increased the importance of power supply generation for these types of circuits. The use of batteries as the power source for these circuits is usually expensive, inappropriate and in some cases impossible, due to their applications. Therefore the power supply for these systems is usually generated using the RF energy harvesting method [1] . RF Energy Harvesting is basically based on receiving the existing radio-frequency electromagnetic waves in the environment, rectifying the received signal and converting it into a DC voltage. The generated DC voltage is used to provide the required power for WSNs or RFIDs.
The generated power using this method should be enough to provide the required voltage level and current for the subsequent circuits. On the other hand the available power for rectification deteriorates further with the reduction in the received energy from the radio waves (usually occurred in farther distances), that decreases the output voltage level and current driving capability of the circuit [2] . Therefore the output voltage and current in such systems is limited by many parameters such as available power, input impedance and rectifier's efficiency. So designing an efficient power supply for these applications has become a real challenge [3] , [4] , [5] .
To design an appropriate system, it is important to design low power circuits, as well as providing an appropriate power supply generation circuit, taking into account the design tradeoff between the maximum distance (from the Radio-frequency energy source) and the generated output power [3] .
A proper micro power rectifier plays the most important rule in total performance of power supply generation system based on RF energy harvesting technique [1] .
Today, the design and implementation of an optimized CMOS rectifier with a good sensitivity and an acceptable efficiency has become the most important design bottleneck in supply generation of WSNs and RFIDs (and of RF energy harvesters in general).
For design of an optimized CMOS rectifier, it's very important to consider the structure of the diode used in the rectifier and its characteristics. In other words, the threshold voltage and the forward bias current of the diode are determinant in the rectifier's performance as well as its leakage current in reverse bias region, which play critical roles in the performance of the rectifier circuit. All previous researches, tried to design a circuit with a decreased threshold voltage and leakage current and an increased forward bias current for the rectifying diodes. Most of previous works with high efficiency results have used special technology options such as native MOS transistors or schottky diodes to improve the diode performance which leads to higher cost [6] , [7] . This paper presents a new diode connected transistor having a low threshold voltage, a high forward current and a very low leakage current comparing to conventional diodeconnected transistors that are used in CMOS rectifiers. The proposed diode is analyzed in the simple and accurate models, as in [7] and [8] , and the relevant equations are derived. The IV characteristic of the proposed diode leads to improve the conventional rectifier performance when using the proposed diode-connected transistor instead of the conventional one.
A design approach to optimize the efficiency of the rectifier using the proposed diode is discussed in section V and a superposition method in rectifier design is presented to generate double output voltage of 1V and 1.8V with optimum number of stages and minimum area. Finally, a 5 stage rectifier circuit is designed and implemented in a 0.18um TSMC CMOS technology based on the proposed diode and design techniques. Simulation results show a significant enhancement in performance of the rectifiers using the proposed diode.
II. CONVENTIONAL DIODE CONNECTED TRANSISTOR AND ITS BODY EFFECT
A diode connected NMOS or PMOS transistor is the main part of the most of CMOS rectifiers. So inspection of its IV characteristic helps us to find out many important aspects of used in CMOS rectifiers. According to figure.1 (b) the current versus voltage curve can be divided into four regions: Forward Region, Sub-threshold region, reverse region and break down region. The equations expressing the transistor current versus its input voltage and other parameters can be studied from [1] and [7] . The important point here is that in an ideal diode we are looking for, has a large forward current with low threshold voltages, higher sub threshold current in sub threshold region, a very small current in reverse region and finally we would not like to have the diode connected MOS transistor to its break down region.
In an MOS transistor which its bulk is not connected to its source, the body effect can affect the threshold voltage [7] according to Equation 1:
Where K 1 and K 2 are the parameters which are depend on the channel doping. Eq.1 shows that, if there is a positive voltage between source and bulk of the MOS transistor, the threshold voltage increases. This effect which is known as body effect is an unwanted phenomenon. It can be avoided in CMOS technologies which have deep NWELL layer.
Let us to look into the eq.1 from another point of view and review it with a question. What happens to the threshold voltage if there is a negative voltage between the source and bulk of the transistor? The answer is simple according to eq.1. The threshold voltage is reduced if V SB is negative. It may be thought that applying a constant negative voltage between the source and bulk is a good method to reduce the threshold voltage. But it is too good to be true. According to equation 2 and 3 (extracted from [7] ) by applying a negative voltage between the source and the bulk, the leakage current of the transistor is increased. This is an undesirable effect which is not acceptable in rectifier design. By using a diode connected transistor with a lower threshold voltage but a higher leakage current the total performance of the rectifier will not be optimum. because this diode has a good performance in forward and sub threshold region but in reverse region it has a large leakage current and it can degrade the total efficiency.
All of the parameters in Eq.2 and Eq.3 are design parameters which depend on CMOS Technology. Figure. Now a desirable specification can be defined for an almost ideal diode in CMOS rectifiers as below: a proper diode for CMOS rectifier design should has a high forward and sub threshold current and a very low leakage current in reverse region. In next section a novel diode connected MOS transistor is proposed to satisfy these requirements. 
III. PROPOSED DIODE CONNECTED TRANSISTOR
The proposed diode connected transistor is shown in figure.3 (a) . As illustrated in this figure, it Bulk is connected to the drain instead of the source.
Of course there is no difference between the source and drain in CMOS technology, but here it means that the bulk is connected to the port of the transistor that plays the role of the drain in circuit and is shorted to the gate in diode connection. When the proposed diode is biased in forward region the source-bulk voltage of the transistor is negative and in this region it leads to decrease the threshold voltage and increase the forward current of the diode in compare to the conventional diode connected MOS transistors. On the other hand when the proposed diode is biased in reverse region the source-bulk voltage is positive and this lead to reduce the reverse current of the diode in compare to conventional ones. Figure 3 (b) shows the intrinsic PN junctions between the bulk and the drain/source of the MOS transistors. As shown in this figure, the PN diode in forward bias improves the current of the diode comparing to conventional diode in figure 2 (c) in which the PN diode is reverse biased in forward region. On the other hand the PN diodes of Figure 3 (b) is off in reverse bias region in spite of the PN junctions of the conventional diode which are forward biased in this region. So the proposed connection for bulk of the transistors can improve the performance of diode connected MOS transistor according to the goal defined in previous section for an almost ideal diode for CMOS rectifier design. Figure 3 (c) shows the current versus voltage curve of the proposed diode connected transistor in compare to the conventional one and the results show that the proposed diode has better performance for CMOS rectifier applications. The IV characteristics of both diode illustrated in Figure 3 (c) can be easily understood considering the detailed equivalent circuits for both diodes presented in figures 1 (b) and 3 (b) and discussed before. Figure.4 shows the one-stage rectifier which uses the proposed diode instead of conventional one. The theory of operation for one stage and N-stage rectifiers can be found in [7] and [8] in details. In this paper it is shown that if the proposed diode connected MOS transistor is employed in the conventional rectifiers, the output performance will be improved. Figure 5 shows the simulation results for a full RF signal period which the rectifier operating in forward, sub-threshold and reverse regions. As shown in this figure the rectifier's output current using the proposed diode is larger than the conventional one in the same operating region. On the other hand the leakage current of the proposed diode in the reverse region is smaller than the conventional one. These improvements are because of the enhancement in the diode's forward and reverse IV characteristics achieved by the proposed bulk connection. Of course such improvement is expected from the almost ideal IV characteristic of the proposed diode in figure 3 . Figure 6 shows the transient output voltage for two similar 6-stage CMOS rectifiers which one of them uses the proposed diode connected MOS transistors and the other one uses the conventional diode connected MOS transistors. As shown in figure 6 , the improvement in output voltage is obvious.
V. MAXIMUM EFFICIENCY DESIGN STRATEGY TO DESIGN
AN OPTIMUM N-STAGE RECTIFIER The design strategy for CMOS rectifiers can be divided into two categories as below [7] :
-Maximum output voltage with maximum efficiency -Minimum stages with maximum efficiency According to [7] the output voltage and efficiency of a CMOS rectifier are depend on the W/L of the diode connected transistor which is conceptually shown in figure 7.
It shows that the maximum efficiency is different from the maximum voltage point so that the design goal should be defined before the optimization process. The design and optimization approach which can be extracted from [7] is summarized in four steps as below:
-Choose design goals such as output voltage and output current.
-Using the equations 4,5,6,7 below to calculate the optimum W/L according to the selected output voltage and current -Using the calculated W/L in previous step in equations 8 and 9 to calculate the maximum achievable output voltage in a 1-Stage rectifier.
-To divide the required output voltage to the maximum achievable output voltage in the 1-stage rectifier which calculated in previous stage to achieve the number of stages which needed according to equation (10). For starting the design, the output capacitance per stage should be selected depends on the available chip area but as an initial value for a normal design the starting point is 1pF/µA. Finally the scaling method presented in [7] can be used to maintain the efficiency which is achieved for a one-stage rectifier. In other words the stage capacitor and W/L of each transistor should be recalculated according to the number of stages [7] . Figure 8 shows the output voltage and efficiency of a onestage rectifier versus the diode connected transistor size. As shown in this figure, the maximum efficiency can be achieved with W/L=150µm/0.5µm and C output =16pF and in this condition the output voltage is 372mV and current is 16µA.The desired output voltages for the system are 1V and 1.8 volt. So a 3-stage rectifier with W/L of =50µm/0.5µm and C output =5.33pF is needed for 1V design and a 5-stage rectifier with a W/L of =30µm/0.5µm and C output =3.2pF is proper for 1.8V design.
To save chip area, superposition method for CMOS rectifier design proposed in [7] can be used. So as shown in figure 9 , both required out voltages can be achieved by a 5-stage rectifier which the first 3 stages with W/L =80µm/0.5µm and C output = 8.53 pF and the last 2 stages with W/L of 30µm/0.5µm and C output = 3.2 pF.
VI. CONCLUSION
A novel diode connected MOS transistor is proposed in this work to improve the diode's IV characteristics in CMOS rectifiers. The proposed diode has better performance in both forward and reverse regions of its operation. It utilizes the intrinsic bulk-source and bulk-drain PN junctions in desired direction to reduce the leakage current and increase the forward current as well as decreasing the threshold voltage. A one-stage conventional rectifier using the proposed diode is analyzed compared with the same rectifier using conventional diodes. Also an optimization method for maximum efficiency is presented and applied for a dual output CMOS rectifier. Finally a 5-stage dual output rectifier is designed and optimized based on the proposed diode and optimization technique. The rectifier is designed in a standard TSMC 0.18um CMOS technology with deep NWELL. Simulation results shows a very good performance for the proposed rectifier which is comparable with the rectifiers using special process features like native MOS transistors. Table. 1 shows the design parameters for designed rectifier and Table. 2 summarizes the comparison between this work and some of the state of the art works. 
